Take a break from the books. Join us on Sunday, 9th Sep for a hands-on Workshop on VLSI Design Using Verilog HDL and charge yourself with a great learning session designed by Industry Experts. This is an amazing opportunity to learn these concepts from Industry perspective to stay ahead in your class and career.

Only few seats left. Click here to book your slot https://elearn.maven-silicon.com/free-vlsi-workshop-freshers or call at 7406483555.

Workshop Topic: VLSI Design using Verilog HDL

Speaker: Mr. P R Sivakumar (CEO-Maven Silicon with 20+ years of experience in Industry and Academia)

Date: Sun, 09/Sep/2018         

Time:   9:00 AM to 1:00 PM

Venue: Maven Silicon

Agenda:

 •Overview of VLSI Design

1. IPs, Chips and SoCs

2. SoC Design

3. ASIC Vs FPGA

•RTL Design using Verilog HDL

1. Verilog Language Concepts

2. Verilog language basics and constructs

3. Verilog Abstraction levels

4. Data Types and Operators

•Verilog RTL coding Style - Summary

•Verilog Labs - Hands on Session

•Q & A Session

Take away:

•Participation Certificate

•Scholarship Coupon

#VLSI #ASIC #FPGA #vlsitutorial #socdesign #RTL #Verilog #simulation #icdesign #vlsidesignflow #vlsiproject #vlsiinternship #digitaldesign #vlsijob #vhdltutorial #verilogtutorial #verilogproject #verilogconcept #onlinevlsi #vlsicourse